About the Cover

A banyan tree (Ficus benghalensis) grows wide-spreading branches that send down aerial roots like clumps of rope, until they enter the ground and become trunks. The Great Banyan tree is a landmark of Kolkata. It stands in the Indian Botanic Gardens which is about 8 kms. from the heart of the city, across the River Hooghly. This tree is more than 250 years old and finds mention in the Guinness Book of World Records for its canopy. It existed on a Phoenix (date palm) tree before the establishment of the garden in 1787. In 1925, the main trunk of this tree measuring 16m in girth had to be removed after it was infected by wood rotting fungi. There are more than 2800 prop roots and it covers an area of 1.50 hectares. The circumference of its canopy is about 450 m and gives the appearance of a small forest which has developed purely from a single tree during the course of time. The front cover gives us a glimpse of this famous tree.

The theme of this conference Power-Aware design of VLSI systems encompasses a wide spectrum of challenges which have to be met by the support of several disciplines in science and engineering, intertwined like a banyan tree.

Cover Photo Credits:
Mr. Kelly Martin
VLSI Design 2005
Table of Contents

Message from the General Chairs .............................................................. xvi
Message from the Program Chairs ........................................................... xxi
Conference Committee ............................................................................ xxiii
Conference Steering Committee ............................................................... xxv
Technical Program Committee ................................................................. xxvi
VLSI Design 2004 Conference Awards ....................................................... xxviii
Reviewers .................................................................................................... xxvix
VLSI Design Conference History ............................................................. xxxi
Embedded Systems Design Conference History ....................................... xxxiii

Tutorials

Invited Tutorial

Power-Aware, Reliable Microprocessor Design ............................................. 3
  P. Bose

High-Speed Interconnect Technology: On-Chip and Off-Chip ..................... 7
  S. Sapatnekar, J. Roychowdhury, and R. Harjani

Testing Nanometer Digital Integration Circuits: Myths, Reality and the Road Ahead ............ 8
  S. Blanton and S. Mitra

SoC Design Methodology: A Practical Approach ........................................ 10
  A. Jain, A. Saha, and J. Rao

Test Methodologies in the Deep Submicron Era — Analog, Mixed-Signal, and RF ........... 12
  A. Chatterjee, A. Keshavarzi, A. Patra, and S. Mukhopadhyay

Recent Advances in Verification, Equivalence Checking and SAT-Solvers ............... 14
  D. Pradhan, M. Abadir, and M. Varea

Compact MOSFET Models for Low Power Analog CMOS Design .................. 15
  A. Bhattacharyya

Physics and Technology: Towards Low-Power DSM Design ....................... 16
  D. Mukhopadhyay, P. Basu, and V. Rao

Architectural, System Level and Protocol Level Techniques for
Power Optimization for Networked Embedded Systems .................................. 18
  L. Benini, S. Shukla, and R. Gupta

Inaugural Keynote Address

The High Walls have Crumpled .................................................................... 21
  C. Liu

Keynotes

65nm Omnibudsman ..................................................................................... 25
  T. Vucurevich
ESL — The Next Leadership Opportunity for India? .......................................................... 26
  A. Naumann
VLSI Design Challenges for Gigascale Integration ......................................................... 27
  S. Borkar

Banquet Speech
Moore’s Law is Unconstitutional .................................................................................. 31
  W. Rhines

Plenary Sessions
Configurable Processor the Building Block for SOC (System-On-a-Chip) ..................... 35
  B. Fu
Modeling Usable and Reusable Transactors in System Verilog ..................................... 36
  J. Bergeron
Optimizing SoC Manufacturability ................................................................................. 37
  Y. Zorian

Session 1A: Test I
  Chairs: K. Saluja and A. Jas

Papers
Tuple Detection for Path Delay Faults: A Method for Improving Test Set Quality ........ 41
  I. Pomeranz and S. Reddy
A Delay Test to Differentiate Resistive Interconnect Faults from Weak Transistor Defects 47
  H. Yan and A. Singh
Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores ......................................................... 53
  L. Li, K. Chakrabarty, S. Kajihara, and S. Swaminathan
On Efficient X-Handling Using a Selective Compaction Scheme to Achieve High Test Response Compaction Ratios .......................................................... 59
Heterogeneous and Multi-Level Compression Techniques for Test Volume Reduction in Systems-on-Chip ..................................................................................... 65
  L. Lingappan, S. Ravi, A. Raghunathan, N. Jha, and S. Chakradhar
Cellular Automata Based Test Structures with Logic Folding ...................................... 71
  B. Sikdar, S. Das, S. Roy, N. Ganguly, and D. Das

Session 1B: Physical Design
  Chairs: S. Gupta and J. Ghosh

Embedded Tutorial
Electromigration-Aware Physical Design of Integrated Circuits ........................................ 77
  J. Lienig and G. Jerke
Papers

Variance Reduction in Monte Carlo Capacitance Extraction .......................................................... 85
S. Batterywala and M. Desai

A Fast Buffered Routing Tree Construction Algorithm under Accurate Delay Model ............... 91
Y. Wang, Y. Cai, and X. Hong

Improved Layout-Driven Area-Constrained Timing Optimization by Net Buffering ..................... 97
R. Murgai

Session 1C: Embedded Systems

Chairs: A. Basu and L. Benini

Papers

Battery Model for Embedded Systems .............................................................................................. 105
V. Rao, G. Singhal, A. Kumar, and N. Navet

Rapid Embedded Hardware/Software System Generation ............................................................... 111
J. Peddersen, S. Shee, A. Janapsatya, and S. Parameswaran

H. Lekatsas, J. Henkel, V. Jakkula, and S. Chakradhar

A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems .......................................................................................................................... 124
P. Bhojwani, R. Mahapatra, E. Kim, and T. Chen

A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based SoCs.......... 130
A. Narasimhan, S. Divekar, P. Elakkumanan, and R. Sridhar

Implementing LDPC Decoding on Network-on-Chip ......................................................................... 134
T. Theocharides, G. Link, N. Vijaykrishnan, and M. Irwin

A RISC Hardware Platform for Low Power Java ........................................................................... 138
P. Capewell and I. Watson

Session 1D: Low Power

Chairs: A. Devgan and J. Roychowdhury

Papers

A Low Power Reprogrammable Parallel Processing VLSI Architecture for Computation of B-Spline Based Medical Image Processing System for Fast Characterization of Tiny Objects Suspended in Cellular Fluid ...................................................... 147
S. Mondal, A. De, and P. Biswas

Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency ................................................................................................................................. 153
S. Mohanty, N. Ranganathan, and K. Balakrishnan

Level-Shifter Free Design of Low Power Dual Supply Voltage CMOS Circuits Using Dual Threshold Voltages .................................................................................................................. 159
A. Diril, Y. Dhillon, A. Chatterjee, and A. Singh

Accurate Stacking Effect Macro-Modeling of Leakage Power in Sub-100nm Circuits ............... 165
S. Yang, W. Wolf, N. Vijaykrishnan, Y. Xie, and W. Wang
Charge-Recovery Power Clock Generators for Adiabatic Logic Circuits .............................................. 171
   M. Arsalan and M. Shams

Power Optimization in Current Mode Circuits .................................................................................. 175
   M. Bhat and H. Jamadagni

Session 2A: Formal Verification
   Chairs: S. Chakraborty and S. Shukla

Papers

Lazy Constraints and SAT Heuristics for Proof-Based Abstraction ..................................................... 183
   A. Gupta, M. Ganai, and P. Ashar

Q-PREZ: QBF Evaluation Using Partition, Resolution and Elimination with ZBDDs ...................... 189
   K. Chandrasekar and M. Hsiao

A Verification System for Transient Response of Analog Circuits Using Model Checking ...... 195
   T. Dastidar and P. Chakrabarti

Formal Methods for Analyzing the Completeness of an Assertion Suite
   against a High-Level Fault Model ................................................................................................. 201

A Universal Random Test Generator for Functional Verification of Microprocessors
   and System-on-Chip ...................................................................................................................... 207
   K. Bhaskar, M. Prasanth, G. Chandramouli, and V. Kamakoti

Syntactic Transformation of Assume-Guarantee Assertions:
   From Sub-Modules to Modules ................................................................................................. 213
   P. Basu, P. Dasgupta, and P. Chakrabarti

Session 2B: Nanotechnology and Biochips
   Chairs: P. Chakrabarti and S. Ramesh

Embedded Tutorial

Design, Testing, and Applications of Digital Microfluidics-Based Biochips ....................................... 221
   K. Chakrabarty

Papers

Synthesis of Majority and Minority Networks and Its Applications to
   QCA, TPL and SET Based Nanotechnologies .................................................................................. 229
   R. Zhang, P. Gupta, and N. Jha

Design, Fabrication, Testing and Simulation of Porous Silicon Based
   Smart MEMS Pressure Sensor ....................................................................................................... 235

A Nanosensor Array-Based VLSI Gas Discriminator ....................................................................... 241
   K. Irick, W. Xu, N. Vijaykrishnan, and M. Irwin
Session 2C: Synthesis I
Chairs: C. Ravikumar and B. Al-Hashimi

Papers

Synthesis of Reversible Circuits for Testing with Universal Test Set
and C-Testability of Reversible Iterative Logic Arrays ............................................................249
A. Chakraborty

Design of a Reversible Binary Coded Decimal Adder by Using
Reversible 4-Bit Parallel Adder ...............................................................................................255
H. Babu and A. Chowdhury

Optimization of Mixed Logic Circuits with Application to a 64-Bit Static Adder ......................261
Y. Wan and M. Shams

Behavioral Synthesis of Data-Dominated Circuits for Minimal Energy Implementation...........267
X. Tang, T. Jiang, A. Jones, and P. Banerjee

Integrated On-Chip Storage Evaluation in ASIP Synthesis ......................................................274
M. Jain, M. Balakrishnan, and A. Kumar

Extracting Exact Finite State Machines from Behavioral SystemC Descriptions .....................280
V. Saun and P. Panda

Session 2D: RF and Mixed Signal
Chairs: A. Patra and R. Joshi

Papers

A System-Level Alternate Test Approach for Specification Test of RF Transceivers in Loopback Mode .......................................................................................................................289
A. Halder, S. Bhattacharya, G. Srinivasan, and A. Chatterjee

Effects of Technology and Dimensional Scaling on Input Loss Prediction of RF MOSFETs ........................................................................................................................................295

Design of Multi-GHz Asynchronous Pipelined Circuits in MOS Current-Mode Logic..............301
T. Kwan and M. Shams

Design of Second-Order Sub-Bandgap Mixed-Mode Voltage Reference Circuit for Low Voltage Applications .........................................................................................................................307
R. Paul, A. Patra, S. Baranwal, and K. Dash

A 160MSPS 8-Bit Pipeline Based ADC .....................................................................................313
S. Halder, A. Ghosh, R. Prasad, A. Chatterjee, and S. Banerjee

A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm² Segmented Current Steering CMOS DAC .....................................................................................................................................319
S. Halder, S. Banerjee, A. Ghosh, R. Prasad, A. Chatterjee, and S. Dey
Session 3A: Signal Integrity and Crosstalk

Chairs: S. Sapatnekar and S. Batterywala

Papers

Active Noise Cancellation Using Aggressor-Aware Clamping Circuit for Robust On-Chip Communication............................................................. 325
  A. Katoch, M. Meijer, and S. Jain

An Efficient Methodology for Noise Characterization .................................................. 330
  G. Varshney and S. Chandrasekar

Application of DC Transfer Characteristics in the Elimination of Redundant Vectors for Transient Noise Characterization of Static CMOS Circuits........................................... 336
  S. Chandrasekar, V. Visvanathan, and G. Varshney

Crosstalk Noise Analysis at Multiple Frequencies ..................................................... 342
  S. Shrivastava and S. Chandrasekar

Worst-Case Crosstalk Noise Analysis Based on Dual-Exponential Noise Metrics ............ 348
  J. Sun, Y. Zheng, Q. Ye, and T. Ye

ABCD Modeling of Crosstalk Coupling Noise to Analyze the Signal Integrity Losses on the Victim Interconnect in DSM Chips ........................................... 354
  A. Palit, V. Meyer, W. Anheier, and J. Schloeffel

Session 3B: Process Variation

Chairs: D. Sharma and H. Saha

Papers

Impact of Process Variations on Multi-Level Signaling for On-Chip Interconnects .......... 362
  V. Venkatraman and W. Burleson

A Quasi-Delay-Insensitive Method to Overcome Transistor Variation ................................ 368
  C. Brej and J. Garside

Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty ..................... 374
  Y.-F. Tsai, N. Vijaykrishnan, Y. Xie, and M. Irwin

Multivariate Normal Distribution Based Statistical Timing Analysis Using Global Projection and Local Expansion ........................................... 380
  B. Wang and P. Mazumder

Evaluation of Device Parameters of HfO2/SiO2/Si Gate Dielectric Stack for MOSFETs .......... 386
  A. Madan, S. Bose, P. George, and C. Shekhar

Impact of Channel Engineering on Unity Gain Frequency and Noise-Figure in 90nm NMOS Transistor for RF Applications .............................................. 392
  R. Srinivasan and N. Bhat
Session 3C: Design Methodology
Chairs: S. Chakradhar and C. Shekhar

Papers

A Methodology and Tooling Enabling Application Specific Processor Design ........................................... 399
A. Hoffmann, F. Fiedler, A. Nohl, and S. Parupalli

An Efficient End to End Design of Rijndael Cryptosystem in 0.18 µ CMOS ........................................... 405
D. Mukhopadhyay and D. Roy Chowdhury

ADOPT: An Approach to Activity Based Delay Optimization ............................................................ 411
G. Arora, A. Sharma, D. Nagchoudhury, and M. Balakrishnan

Coding for Reliable On-Chip Buses: Fundamental Limits and Practical Codes ....................................... 417
S. Sridhara and N. Shanbhag

False Path and Clock Scheduling Based Yield-Aware Gate Sizing .......................................................... 423
J.-L. Tsai, D. Baik, C. Chen, and K. Saluja

Variable Resizing for Area Improvement in Behavioral Synthesis ....................................................... 427
R. Gopalakrishnan and R. Moona

Session 3D: Placement and Routing
Chairs: B. Bhattacharya and S. Mehta

Papers

Orthogonal Circuit Visualization Improved by Merging the Placement and Routing Phases ............................... 433
T. Eschbach, W. Günther, and B. Becker

Lithography Driven Layout Design ............................................................................................................. 439
M. Garg, L. Le Cam, and M. Gonzalez

Non-Manhattan Routing Using a Manhattan Router .................................................................................... 445
E. Hursey, N. Jayakumar, and S. Khatri

Placement and Routing for 3D-FPGAs Using Reinforcement Learning and Support Vector Machines ................. 451
R. Manimegalai, E. Soumya, V. Muralidharan, B. Ravindran, V. Kamakoti, and D. Bhatia

Automatic Device Layout Generation for Analog Layout Retargeting ......................................................... 457
R. Hartono, N. Jangkrajarng, S. Bhattacharya, and C.-J. Shi

Floorplan-Based Crosstalk Estimation for Macrocell-Based Designs ........................................................ 463
S. Gupta, S. Katkoori, and H. Sankaran

Session 4A: Test II
Chairs: S. Reddy and G. Vidyasagar

Papers

Distance Restricted Scan Chain Reordering to Enhance Delay Fault Coverage ........................................... 471
W. Li, S. Wang, S. Chakradhar, and S. Reddy
Novel Algorithm for Testing Crosstalk Induced Delay Faults in VLSI Circuits ........................................479
Aniket and R. Arunachalam

An Ultra-Fast, On-Chip BiST for RF Low Noise Amplifiers .................................................................485
A. Gopalan, T. Das, C. Washburn, and P. Mukund

On Finding Consecutive Test Vectors in a Random Sequence for Energy-Aware BIST Design ................491
S. Zhang, S. Seth, and B. Bhattacharya

A Framework for Distributed and Hierarchical Design-for-Test ..........................................................497
C. Ravikumar, R. Dandamudi, V. Devanathan, N. Halder, K. Kiran, and P. Kumar

A Novel Specification Based Test Pattern Generation Using Genetic Algorithm and Wavelets ..................504
P. Kalpana and K. Gunavathi

Session 4B: Analog
Chairs: A. Chatterjee and G. Visweswaran

Papers

Programmable High Frequency RC Oscillator .......................................................................................... 511
F. Bala and T. Nandy

Exact Analytical Equations for Predicting Nonlinear Phase Errors and Jitter in Ring Oscillators ..............516
J. Roychowdhury

On-Chip Voltage Regulator with Improved Transient Response .........................................................522
A. Maity, R. Raghavendra, and P. Mandal

An Active Learning Scheme Using Support Vector Machines for Analog Circuit Feasibility Classification ..................................................................................................................528
M. Ding and R. Vemuri

A Hierarchical Cost Tree Mutation Approach to Optimization of Analog Circuits ..................................535
A. Somani, P. Chakrabarti, and A. Patra

A Wide-Swing Vt-Referenced Circuit with Insensitivity to Device Mismatch ........................................539
C.-J. Yen, W.-Y. Chung, and M. Chi

Session 4C: Architecture
Chairs: B. Sinha and T. Mitra

Papers

Dictionary Based Code Compression for Variable Length Instruction Encodings .................................545
D. Das, R. Kumar, and P. Chakrabarti

Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors ..................................................................................................................551
F. Sun, S. Ravi, A. Raghunathan, and N. Jha

Evaluation of Speed and Area of Clustered VLIW Processors .............................................................557
A. Terechko, M. Garg, and H. Corporaal

A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling ..................................................................................................................564
N. Rangan and K. Chatha
Dynamically Exploiting Frequent Operand Values for Energy Efficiency in Integer Functional Units ................................................................. 570
K. Gandhi and N. Mahapatra

Session 4D: Power Estimation and Low Power Design
Chairs: P. Thadikaran and A. Tyagi

Papers

N. Bansal, K. Lahiri, A. Raghunathan, and S. Chakradhar

Estimation of Switching Activity in Sequential Circuits Using Dynamic Bayesian Networks .... 586
S. Bhanja, K. Lingasubramanian, and N. Ranganathan

Energy-Efficient Compressed Address Transmission .................................................... 592
J. Liu, S. Sundaresan, and N. Mahapatra

Variable Input Delay CMOS Logic for Low Power Design ........................................ 598
T. Raja, V. Agrawal, and M. Bushnell

Gate Leakage and Its Reduction in Deep Submicron SRAM .......................................... 606
A. Goel and B. Mazhari

Session 5A: Interconnect
Chairs: S. Zachariah and M. Desai

Embedded Tutorial
Revisiting VLSI Interconnects in Deep Sub-Micron: Some Open Questions ................. 615
P. Dasgupta

Papers

ISIS: A Genetic Algorithm Based Technique for Custom On-Chip Interconnection Network Synthesis ............................................................................ 623
K. Srinivasan and K. Chatha

Projection Based Fast Passive Compact Macromodeling of High-Speed VLSI Circuits and Interconnects ................................................................. 629
D. Saraswat, R. Achar, and M. Nakhla

A Low-Swing Differential Signaling Scheme for On-Chip Global Interconnects ............ 634
A. Narasimhan, M. Kasotiya, and R. Sridhar

Performances of Coupled Interconnect Lines: The Impact of Inductance and Routing Orientation .............................................................................. 640
D. Deschacht and A. Lopez
Session 5B: Synthesis II
Chairs: N. Dutt and P. Panda

Papers

On Physical-Aware Synthesis of Vertically Integrated 3D Systems ................................................. 647
M. Mukherjee and R. Vemuri

Energy Efficient Hardware Synthesis of Polynomial Expressions .................................................. 653
A. Hosangadi, F. Fallah, and R. Kastner

Algorithmic Implementation of Low-Power High Performance FIR Filtering IP Cores ............... 659
C. Wang, A. Erdogan, and T. Arslan

On-Line Synthesis for Partially Reconfigurable FPGAs ................................................................. 663
R. Huang and R. Vemuri

A Combinational Logic Mapper for Actel's SX/AX Family ........................................................... 669
S. Chattopadhyay and M. Dewangan

A Novel Approach to Minimizing Reconfiguration Cost for LUT-Based FPGAs .................... 673
K. Raghuraman, H. Wang, and S. Tragoudas

Session 5C: Power-Aware Design and Thermal Issues
Chairs: N. Jha and A. Pal

Embedded Tutorial

Power Variability and Its Impact on Design ................................................................................... 679
A. Devgan and S. Nassif

Papers

An Accurate Energy and Thermal Model for Global Signal Buses .................................................. 685
K. Sundaresan and N. Mahapatra

Hot Spots and Zones in a Chip: A Geometrician's View ............................................................... 691
S. Majumder, S. Sur-Kolay, S. Nandy, B. Bhattacharya, and B. Chakroborty

Direct Temperature Measurement for VLSI Circuits and 3-D Modeling of Self-Heating in Sub-0.13 µm SOI Technologies ................................................................. 697
R. Joshi, S. Kang, N. Zamdmar, A. Mocuta, C. Chuang, and J. Pascual-Gutiérrez

Session 5D: Technology
Chairs: S. Kathtik and S. Banerjee

Embedded Tutorials

DFM: Linking Design and Manufacturing ...................................................................................... 705
S. Raghvendra and P. Hurat

The Impact of Inductance on Transients Affecting Gate Oxide Reliability .................................. 709
Nagaraj NS, W. Hunter, P. Balsara, and C. Cantrell
Session 6A: Test III
Chairs: T. Chakraborty and R. Parekhji

Papers

An Accurate Probabilistic Model for Error Detection..........................717
T. Rejimon and S. Bhanja

Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies ....723
K. Dave, V. Agrawal, and M. Bushnell

Off-Line Testing of Asynchronous Circuits..........................................730
D. Koppad, A. Bystrov, and A. Yakovlev

Detecting SEU-Caused Routing Errors in SRAM-Based FPGAs ...........736
E. Reddy, V. Chandrasekhar, M. Sashikanth, V. Kamakoti, and N. Vijaykrishnan

Multiple Fault Testing of Logic Resources of SRAM-Based FPGAs.........742
S. Goyal, M. Choudhury, S. Rao, and K. Kumar

Session 6B: Algorithms and Applications
Chairs: P. Sengupta and M. Balakrishnan

Papers

A Novel Bus Encoding Scheme from Energy and Crosstalk Efficiency Perspective for AMBA Based Generic SoC Systems........................751
Z. Khan, T. Arslan, and A. Erdogan

Application of Douglas-Peucker Algorithm to Generate Compact but Accurate IBIS Models .........................................................757
G. Nandakumar, N. Patel, R. Reddy, and M. Kothandaraman

An Effective VHDL-AMS Simulation Algorithm with Event Partitioning...762
H. Ghasemi and Z. Navabi

Application of Alpha Power Law Models to PLL Design Methodology........768
B. Suresh, V. Visvanathan, R. Krishnan, and H. Jamadagni

Exploiting Radio Hierarchies for Power-Efficient Wireless Device Discovery and Connection Setup ...........................................774
T. Pering, V. Raghunathan, and R. Want

Fully Integrated CMOS Frequency Synthesizer for ZigBee Applications........780
S. Singh, T. Bhattacharyya, and A. Dutta

Session 6C: Poster Presentations
Chair: P. Nandy and P. Saha

Papers

Computer Aided Test (CAT) Tool for Mixed Signal SOCs.....................787
S. Banerjee, D. Mukhopadhyay, and D. Roy Chowdhury

A Novel Low Power 16X16 Content Addressable Memory Using PAL.........791
G. Bala and J. Perinbam
A Principal Component Neural Network-Based Face Recognition System and Its ASIC Implementation ................................................................. 795
  C. Prasanna, N. Sudha, and V. Kamakoti
Synthesis of Asynchronous Circuits Using Early Data Validity .................................................. 799
  N. Gupta and D. Edwards
A Low Overhead High Speed Histogram Based Test Methodology for Analog Circuits and IP Cores .................................................................................................................. 804
  S. Bahukudumbi and K. Bharath
A Methodology for Fast Vector Based Power Supply and Substrate Noise Analyses .............. 808
  S. Debnath, J. Sukumar, and H. Udaykumar
An Operational Amplifier Model for Test Planning at Behavioral Level .................................. 812
  E. Romero, G. Peretti, and C. Marqués
Memory-Centric Motion Estimator ............................................................................................... 816
  A. Berić, R. Sethuraman, J. van Meerbergen, and G. de Haan
SCINDY: Logic Crosstalk Delay Fault Simulation in Sequential Circuits ................................ 820
  M. Phadoongsidhi and K. Saluja
A New Asymmetric Skewed Buffer Design for Runtime Leakage Power Reduction ............... 824
  Y.-S. Lin and D. Sylvester
A Relative Comparative Based Datapath for Increasing Resolution in a Capacitive Fingerprint Sensor Chip .................................................................................................................. 828
  M. Ojha, A. Anand, G. Visveswaran, and D. Nagchoudhuri
Applicability of General Purpose Processors to Network Applications .................................... 832
  M. Durbhakula
Power Switch Network Design for MTCMOS ............................................................................. 836
  R. Vilangudipitchai and P. Balsara

Session 6D: Poster Presentations and Research Scholar Forum
  Chair: N. Bhat and P. Mukherjee

Papers

Structural Fault Diagnosis in Charge-Pump Based Phase-Locked Loops.................................. 842
  A. Medury, I. Carlson, A. Alvandpour, and J. Stensby
Dual-Edge Triggered Static Pulsed Flip-Flops........................................................................... 846
  A. Ghadiri and H. Mahmoodi
A New CMOS Current Conveyors based Translinear Loop for Log-Domain Circuit Design .................................................................................................................. 850
  D. Dutta, W. Serdijn, S. Banerjee, and S. Gupta
A High Accuracy Bandgap Reference with Chopped Modulator to Compensate MOSFET Mismatch ................................................................................................. 854
  L.-X. Liu, Y.-T. Yang, and Z.-M. Zhu
A High-Efficiency, Dual-Mode, Dynamic, Buck-Boost Power Supply IC for Portable Applications ................................................................................................. 858
  B. Sahu and G. Rincón-Mora
Design Issues in Switched Capacitor Ladder Filters................................................................... 862
  A. Basu and A. Dhar
ASIC Design of the Linearisation Circuit of a PTC Thermistor ......................................................... 866
  S. Roy Chowdhury, C. Pramanik, and H. Saha

A Reconfigurable Oscillator Topology for Dual-Band Operation..................................................... 870
  T.-L. Hsieh and R. Gharpurey

Reducing Leakage with Mixed-Vt (MVT).......................................................................................... 874
  F. Sill, F. Grassert, and D. Timmermann

System in a Package Design of a RF Front End System Using Application Specific Reduced Order Models ................................................................. 878
  G. Nayak, C. Washburn, and P. Mukund

Author Index ........................................................................................................................................ 883
Message from the General Chairs

It is a great privilege to welcome you to Kolkata for the joint 18th International Conference on VLSI Design and 4th International Conference on Embedded Systems. As a premier event, the conference packs a three-day technical program with plenary sessions, technical presentations, panel discussions, embedded tutorials followed by two days of tutorials.

The joint conference is a multidisciplinary event with the objective of fostering interaction between system architecture, logic and circuit design and device fabric domains. Design automation has been a traditional theme at this conference. Embedded systems design, rapid prototyping and embedded software design run as a parallel theme at this event. Conference tracks have been organized around these themes.

This year’s major theme of the conference is Power-aware Design of VLSI Systems. Demand for power-aware designs is driven by the need for lower power mobile devices as well as high power systems where performance has to be traded with the cost of cooling. Given the exploding market demand in both of these segments, power-aware design of VLSI systems is a highly relevant topic today.

VLSI design conference has a proud tradition of bringing together top researchers from the academic institutions, research laboratories and high-technology companies from all over the world. This year is no exception. For 2005, the conference received 352 paper submissions from 25 countries. Of the 352 papers originally submitted to the conference, the program committee selected 97 regular papers (28%), 16 short papers (4.5%) and 24 poster papers (6.8%). Tutorials are a popular feature of this conference. This year 21 tutorial proposals were received, of which 6 were chosen for full day presentations and 4 for half day presentations.

In recognition of growing reputation of this conference, IEE proceedings on Computer and Digital techniques is planning a special issue on this edition of the conference. Beginning this year, the Design Automation Conference executive committee has designated sister conference status to this conference.

This year, the conference features several luminaries from industry and academia as keynote speakers. On Monday, Prof. C. L. Liu will deliver the opening keynote, “The High Walls have Crumpled”. Dr. Alan Naumann, CEO of CoWare Incorporated and Dr. Ted Vucurevich,
CTO of Cadence Design Systems are Tuesday morning keynote speakers. Dr. Walden Rhines, CEO of Mentor Graphics Corporation will deliver a banquet speech on Tuesday evening. Shekhar Borkar, an Intel Fellow, is the featured speaker on Wednesday morning.


The conference is an excellent venue for networking. Coffee breaks throughout the day provide opportunity for informal networking. A separate track is dedicated to Industry Forum. What better way to exchange ideas and forge friendship with peers across the industry?

We would be remiss without a few words about the host city. Kolkata is well known for its rich cultural and literary traditions and continues to attract writers and artists from all over the world. For those of you, who have traveled great distances to come to this conference, we will certainly recommend you to venture out to experience the color and vitality of this city first hand!

The conference is a product of hard work by many volunteers who have freely given their time, planning for this event to come together. First and foremost, we thank Prof. Vishwani Agrawal, the steering committee chair, for providing the vision and being the inspiration behind the conference from year to year. Our sincere gratitude goes to the technical program co-chairs, Prof. Susmita Sur-Kolay and Prof. Kaushik Roy who worked diligently throughout the year starting with call for papers, assembling a world class technical program committee, managing an on-time review process and working through the details of the final program. We thank Prof. Rana Dattagupta, chair of the organizing committee for local arrangements and Prof. Sivaji Chakravorti, the vice chair, for his able assistance. The tutorial chairs Prof. Parthasarathi Dasgupta and Prof. Krishnendu Chakrabarty, special session and panels chairs Prof. Debesh K. Das and Prof. Pallab Dasgupta, industry forum chairs Dr. Sudipta Bhawmik and Dr. Pradip Dutta, publication chair Dr. Srimat Chakradhar, fellowship chair Prof. Susanta Sen, design contest chairs Dr. Raj Sekhar Mitra and Prof. Biplab Sikdar, publicity chairs Prof. Susanta Chakraborty, Prof. Kewal Saluja, Prof. Atsushi Takahashi and Prof. Paul Molitor deserve special recognition for their efforts. We also thank our ACM/SIGDA liaison Prof. Sharad Seth, IEEE liaison Prof. N. Ranganathan and VSI liaison Dr. Biswadeep Mitra for obtaining society sponsorships. We cannot thank enough our exhibit and sponsorship chairs Dr. C. P. Ravikumar and Dr. Partha Ray for their diligent handling of exhibitors and sponsors. Special recognition is also due to our finance chair Nand G. Chattopadhyay, who was instrumental in every operational aspect of the conference including legal contracts with conference hotel and other suppliers. The organization of the conference hinged critically on the professional services of the event managers, the New Wave Display Services (P) Ltd. The support provided by their representatives Rex Anthony and Soumen Bose have been pivotal for us. Ashis Auddy did not hold any office but made himself available for anything that needed attention to details – especially contributing to every aspect of esthetic designs. Gautam Das and Subhra Lahiri helped manage the Conference website. We thank them all. We also thank the student volunteers, technical program committee and local organizing committee members for making this event a success. The conference is critically dependent on services of volunteers. If you are interested in volunteering in coming years, conference organizers are eager to hear from you. The conference needs constant infusion of people and ideas to sustain its growth and stay in tune with times.

A conference of this magnitude cannot be held without generous support from our industrial partners. We gratefully acknowledge Cadence Design Systems, Intel Corporation, Mentor Graphics, Synopsys, Texas Instruments, Centillium Communications, CoWare, Infineon,
National Semiconductor, Tensilica, Virage Logic, CG-CoreEl, IBM, Interra Systems, LogicVision, Mechantronics Test Equipment, nSys, eInfoChips, Open-Silicon and Trident TechLabs for their financial support. Many others have also expressed their intention to support the Conference. We thank them in advance. We thank all our authors, reviewers, speakers and session chairs for making VLSI Design Conference and Embedded Systems Conference, premier events in their respective fields. Lastly, a special word of thanks to all of you, our conference attendees! We have worked hard to bring you a substantive technical program as well as providing a forum for informal exchanges. We wish you a productive, informative and enjoyable conference experience.

Sandip Kundu, General Co-Chair
Partha Pratim Das, General Co-Chair

October 11, 2004
Welcome to the 18th International Conference on VLSI Design and the 4th International Conference on Embedded Systems!

The degree of scaling in VLSI technology and ever increasing integration density have led to unprecedented levels of power dissipation in current day VLSI circuits, and possibly creating a barrier to further scaling and integration unless effective design techniques are developed to reduce power. Aply, the theme of the conference this year is power-aware design and several papers address this problem at various levels of design abstraction – from devices to circuits and architecture.

VLSI Design '05 will provide an excellent forum for students, researchers and other professionals to present and discuss various state-of-the-art of VLSI Design and Embedded Systems issues including synthesis, testing, EDA tools, mixed signal design and architecture with emphasis low power design. With technical co-sponsorship from IEEE CASS, SSCS and EDS and ACM SIGDA, we received a record number of 352 submissions from researchers located in 25 countries. Of these, there were 52 proposals for embedded tutorials. The increasing popularity and importance of this conference around the globe has led to its recognition as a Sister Conference by the Design Automation Conference (DAC) Committee.

For the first time in the history of the VLSI Design Conference, the notion of tracks was introduced to enable better processing of the wide range of topics. The three tracks, with two track chairs per track, were on Design Methods, Design Tools and Embedded Systems. We wish to express our sincere thanks to the track chairs: Prof. Navakant Bhat, Dr. Rajiv Joshi, Prof. Sachin Sapatnekar, Dr. Alok Kumar, Prof. Nikil Dutt and Prof. S. Ramesh. Once again web-based submission and review process employed DOCMAN, a document management system which was developed for this conference in 2001 by Dr. Srimat Chakradhar. The papers and embedded tutorial proposals were reviewed by an international pool of reviewers, which primarily included a 75-member strong program committee (PC), consisting of top VLSI experts from all over the world.

In keeping with tradition, paper selection for the final program was done in two phases of program committee meetings: the first one was held in USA and the second one in India. Teleconferencing and emails were used to exchange opinion and decisions between the two committees in order to ensure uniformity of the paper selection process. Based on the views of the referees and the PC members, the decision on selection of the papers was finalized
unanimously from both ends. We were able to accept 97 regular papers, 16 short papers and 23 posters, along with 5 embedded tutorials. Unfortunately, due to conference size limitations, many good papers had to be rejected. Eight of the selected papers were nominated for the Best Paper award. Four of these eight papers were also nominated for the Best Student Paper award. A blue-ribbon international panel reviewed the candidate papers, and ranked them against each other. The panel members were chosen on the basis of their outstanding contributions to the area of VLSI Design and CAD, with the requirement that none of them had submitted papers to VLSI Design ’05.

The program also includes four keynote addresses, four invited plenary talks, one banquet speech, and a panel discussion by eminent experts in the industry. An excellent industry forum program with vendor presentations and panel discussions has been put together by Dr. Pradip Dutta and Dr. Sudipto Bhawmik. Owing to the outstanding work of the tutorial chairs, Prof. Partha Sarathi Dasgupta and Prof. Krishnenedu Chakrabarti, we have an excellent program of seven full-day tutorials and two half-day tutorials to be presented in four parallel tracks over two days following the conference. The tutorials were selected from 21 submissions after careful review.

On behalf of the 2005 Program Committee, we thank all the reviewers, the volunteers of the program committee, the awards panel of judges, the conference steering committee, and the authors. In particular, we wish to thank Vishwani Agrawal, whose guidance and involvement continue to be invaluable resources behind the success of this conference. We wish to thank publication chair, Srimat Chakradhar of NEC, for this arduous task of managing all the camera-ready manuscripts, and Jeniferdawn Cantarella of IEEE Computer Society Press for her assistance in printing the proceedings. Our special thanks go to Dr. C. P. Ravikumar of Texas Instruments, Bangalore, Dr. Rob Roy of Zenasis Technologies USA for their support, and to Professor M. Bushnell of Rutgers University for hosting program committee meetings with teleconferencing between two committees. We are highly indebted to the general chairs, Partha Pratim Das and Sandip Kundu, and organizing chair, Prof. Rana Dattagupta, for providing the infrastructure and financial support necessary for running the conference. Special thanks are due to Prof. P. P. Chakrabarti, Prof. Pallab Dasgupta of IIT Kharagpur, Prof. Debesch Das of Jadavpur University, Dr. S. C. Nandy of ISI Kolkata. Grateful acknowledgement is also due to of Pritha Banerjee, Debasis Mitra, Sambhu Pradhan, Suchandra Roy Bagchi, Pramita Chakraborty of ISI, Swarup Bhunia of Purdue University and Soumen Bose of New Wave for their help with the many facets of the program committee. Finally, we would like to express our gratitude for the invaluable support provided by Interra Systems Kolkata; the Indian Statistical Institute, Calcutta; Rutgers University, NEC USA; and Purdue University.

We are certain that you will have an extremely fruitful experience while attending this joint Conference. We hope that you continue to participate in the International Conference on VLSI Design and Embedded Systems. Your comments and suggestions for further improvement in this will be greatly appreciated.

May you enjoy the cultural panorama of India during your stay in and around this historic city of Kolkata which has been a haven for world-famous scientists, philosophers and artists!

**Kaushik Roy**

**Susmita Sur-Kolay**

VLSI Design ’05 Technical Program Co-Chairs
Conference Committee

Vishwani D Agrawal
Auburn University, USA

Partha Pratim Das
Interra Systems India

Susmita Sur-Kolay
Indian Statistical Institute

Parthasarathi Dasgupta
IIM Calcutta

Rana Dattagupta
Jadavpur University

C P Ravikumar
TI, Bangalore

Sandip Kundu
Intel Corporation, USA

Kaushik Roy
Purdue University, USA

Krishnendu Chakrabarty
Duke University, USA

Nand G Chattopadhyay
Interra Systems India

Partha Ray
National Semiconductor
<table>
<thead>
<tr>
<th>Name</th>
<th>Position and Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vishwani D. Agrawal</td>
<td>Chair, Auburn University, USA</td>
</tr>
<tr>
<td>Biswadip Mitra</td>
<td>Texas Instruments, VSI President</td>
</tr>
<tr>
<td>A. Prabhakar</td>
<td>Past President of VSI</td>
</tr>
<tr>
<td>C. P. Ravikumar</td>
<td>Texas Instruments, VSI Secretary</td>
</tr>
<tr>
<td>A. N. Chandorkar</td>
<td>IIT Bombay, General Chair, VLSI Design '04</td>
</tr>
<tr>
<td>M. Balakrishnan</td>
<td>IIT Delhi</td>
</tr>
<tr>
<td>Jaswinder Ahuja</td>
<td>Cadence, General Chair, VLSI Design '03</td>
</tr>
<tr>
<td>S. T. Chakradhar</td>
<td>NEC, USA</td>
</tr>
<tr>
<td>Sunil D. Sherlekar</td>
<td>TCS, General Chair, VLSI Design '02</td>
</tr>
<tr>
<td>N. Ranganathan</td>
<td>University of South Florida, USA</td>
</tr>
</tbody>
</table>
Technical Program Committee

Design Methods Track Co-Chairs
N. Bhat IISC, Bangalore
R. V. Joshi IBM, USA

Design Tools Track Co-Chairs
Alok Kumar CoWare, Noida
Sachin Sapatnekar University of Minnesota, USA

Embedded Systems Track Co-Chairs
Nikil Dutt University of California, Irvine, USA
S. Ramesh IIT, Bombay

J. A. Abraham University of Texas, Austin, USA
V. D. Agrawal Auburn University, USA
B. Al-Hashimi University of Southampton, UK
M. Balakrishnan IIT, Delhi
Ashok Balivada Analog Devices
Shabbir Batterywala Synopsys, India
B. B. Bhattacharya ISI, Kolkata
C. Chakrabarti Arizona State University, USA
P. P. Chakrabarti IIT, Khargapur
Supratik Chakraborty IIT, Bombay
S. T. Chakradhar NEC, USA
A. Chandrakasan MIT, USA
Sao-Jie Chen NTU, Taiwan
Eli Chiprout Intel, USA
Kiyong Choi SNU, Korea
Bernard Courtois TIMA, France
A. Devgan IBM, USA
S. Dey University of California, San Diego, USA
Rolf Drechsler University of Bremen, Germany
Aarti Gupta NEC, USA
Satya Gupta Open Silicon, Bangalore
A. Jain IIT, Kanpur
Abhijit Jas Intel, USA
Niraj Jha Princeton University, USA
R. V. Joshi IBM, USA
S. M. Kang University of California, Santa Cruz, USA
Alok Kumar CoWare, Noida
Anshul Kumar IIT, Delhi
Tadahiro Kuroda Keio University, Japan
Leo Mathew Motorola, USA
Shasank Mehta IIT, Kanpur
Rajesh Ram Mishra  Wipro, India
Tulika Mitra  National University, Singapore
Chunduri Rama Mohan  Intel, USA
Paul Molitor  University of Halle, Germany
Nilanjan Mukherjee  Mentor Graphics, USA
P. K. Nandy  B. E. College (deemed University)
S. K. Nandy  IISc, Bangalore
Sukumar Nandy  IIT, Guwahati
H. Onodera  Kyoto University, Japan
Ajit Pal  IIT, Khargapur
P. Panda  IIT, Delhi
R. Parekhji  Texas Instruments, India
Srinivas Rajagopalan  Intel, USA
N. Ranganathan  University of South Florida, USA
C.P. Ravikumar  Texas Instruments, India
G. Robins  University of Virginia, USA
J. N. Roy  SCL, India
Rob Roy  Zenasis, USA
Kaushik Saha  ST Microelectronics, India
K. Saluja  Wisconsin University, USA
M. Sarrazadeh  University of California, Los Angeles, USA
S. C. Seth  University of Nebraska-Lincoln, USA
Dinesh Sharma  IIT, Bombay
Chandra Shekhar  CEERI, Pilani
Arcot Sowmya  University of New South Wales, Australia
S. Srinivasan  IIT, Madras
Raghuram Tupuri  AMD, USA
Akhilesh Tyagi  Iowa State University, USA
Miroslav Velev  Carnegie-Mellon University, USA
G. Visweswaran  IIT, Delhi
Martin D. F. Wong  University of Illinois at Urbana-Champaign, USA
Kiat-Seng Yeo  NTU, Singapore
S. T. Zachariah  Intel, Bangalore
VLSI Design 2004 Conference Awards

Technical Paper Awards

Arun Kumar Choudhury Best Paper Award (Tie)
“Gate Sizing and Buffer Insertion Using Economic Models for Power Optimization”
Ashok K. Murugavel and N. Ranganathan
University of South Florida

“Design of RF Tuner for Cable Modem Applications”
V. Veeresh Babu, Sumantra Seth, and A. N. Chandorkar
IIT Bombay

Nripendra Nath Biswas Best Student Paper
“Static Timing Analysis of Irreversible Crosstalk Noise Pulse Faults”
Marong Phadoongsidhi and Kewal K. Saluja
University of Wisconsin, Madison

Design Contest Awards

“Katha Mala: A Voice Output Communication Aid for Children with Severe Speech and Multiple Disorders”
Arijit Mukhopadhyay, Pratik Worah, Susmit Biswas, Saptarshi Biswas, Ramasish Das, and Anupam Basu

“High Speed Optoelectronic Receivers in Si-Ge”
Amit Gupta, Steven P. Levitan, Leo Selavao, and Donald M. Chirarulli
<table>
<thead>
<tr>
<th>Reviewers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sélim J. Abou Samra</td>
</tr>
<tr>
<td>Jacob A. Abraham</td>
</tr>
<tr>
<td>Emrah Acar</td>
</tr>
<tr>
<td>Thorsten Adler</td>
</tr>
<tr>
<td>Amit Agarwal</td>
</tr>
<tr>
<td>Girish Agarwal</td>
</tr>
<tr>
<td>Jitendra Kumar Agrawal</td>
</tr>
<tr>
<td>Vishwani D. Agrawal</td>
</tr>
<tr>
<td>Bashir M. Al-Hashimi</td>
</tr>
<tr>
<td>Jeff J. Ayres</td>
</tr>
<tr>
<td>Syed Mahfuzul Aziz</td>
</tr>
<tr>
<td>M. Balakrishnan</td>
</tr>
<tr>
<td>Ashok Balivada</td>
</tr>
<tr>
<td>Ansuman Banerjee</td>
</tr>
<tr>
<td>Prith Banerjee</td>
</tr>
<tr>
<td>Pritha Banerjee</td>
</tr>
<tr>
<td>Swapna Banerjee</td>
</tr>
<tr>
<td>Anupam Basu</td>
</tr>
<tr>
<td>Dipanjan Basu</td>
</tr>
<tr>
<td>Shabbir H. Batterywala</td>
</tr>
<tr>
<td>Bernd Becker</td>
</tr>
<tr>
<td>Aleksandar Beric</td>
</tr>
<tr>
<td>Sanjukta Bhanja</td>
</tr>
<tr>
<td>Navakanta Bhat</td>
</tr>
<tr>
<td>M. S. Bhat</td>
</tr>
<tr>
<td>Dinesh Bhat</td>
</tr>
<tr>
<td>Subhasis Bhattacharjee</td>
</tr>
<tr>
<td>Bhargab B. Bhattacharyya</td>
</tr>
<tr>
<td>Soumendu Bhattacharya</td>
</tr>
<tr>
<td>T. K. Bhattacharya</td>
</tr>
<tr>
<td>Amalendu Bhushan Bhattacharyya</td>
</tr>
<tr>
<td>Partha Bhowmick</td>
</tr>
<tr>
<td>Swarup K. Bhunia</td>
</tr>
<tr>
<td>Armin Biere</td>
</tr>
<tr>
<td>Moroza Biglari-Abhari</td>
</tr>
<tr>
<td>Partha Biswas</td>
</tr>
<tr>
<td>P. K. Biswas</td>
</tr>
<tr>
<td>Samhbu N. Biswas</td>
</tr>
<tr>
<td>Ronald D. Blanton</td>
</tr>
<tr>
<td>Michael L. Bushnell</td>
</tr>
<tr>
<td>Chaitali Chakrabarti</td>
</tr>
<tr>
<td>Partha Pratim Chakrabarti</td>
</tr>
<tr>
<td>Krishnendu Chakrabarty</td>
</tr>
<tr>
<td>Swapnajit Chakrabarti</td>
</tr>
<tr>
<td>Amlan Chakraborty</td>
</tr>
<tr>
<td>Sudipto Chakraborty</td>
</tr>
<tr>
<td>Supratik Chakraborty</td>
</tr>
<tr>
<td>Tapan Jyoti Chakraborty</td>
</tr>
<tr>
<td>Sanjay Chakravarty</td>
</tr>
<tr>
<td>Subas Chandar</td>
</tr>
<tr>
<td>Gaurav Chandra</td>
</tr>
<tr>
<td>Sreeram Chandrasekar</td>
</tr>
<tr>
<td>Karam S. Chatha</td>
</tr>
<tr>
<td>Abhijit Chatterjee</td>
</tr>
<tr>
<td>Santanu Chattopadhyay</td>
</tr>
<tr>
<td>Parimal Pal Chaudhuri</td>
</tr>
<tr>
<td>Liang-Gee Chen</td>
</tr>
<tr>
<td>Saojie Chen</td>
</tr>
<tr>
<td>Eli Chiprout</td>
</tr>
<tr>
<td>Silviu Chiricescu</td>
</tr>
<tr>
<td>Kiyoung Choi</td>
</tr>
<tr>
<td>Hunsoo Choo</td>
</tr>
<tr>
<td>D. Roy Chowdhury</td>
</tr>
<tr>
<td>Edmond Stevens Cooley</td>
</tr>
<tr>
<td>Jordi Cortadella</td>
</tr>
<tr>
<td>Bernard Courtois</td>
</tr>
<tr>
<td>Debesh Das</td>
</tr>
<tr>
<td>Dipankar Das</td>
</tr>
<tr>
<td>N. Das</td>
</tr>
<tr>
<td>P. P. Das</td>
</tr>
<tr>
<td>Sandip Das</td>
</tr>
<tr>
<td>Pallab Dasgupta</td>
</tr>
<tr>
<td>Parthasarathi Dasgupta</td>
</tr>
<tr>
<td>Sushama Nigudkar Dava</td>
</tr>
<tr>
<td>Jatintra Kumar Deka</td>
</tr>
<tr>
<td>Aniruddh Devgan</td>
</tr>
<tr>
<td>A. S. Dhar</td>
</tr>
<tr>
<td>Sujit Dey</td>
</tr>
<tr>
<td>Rolf Drechsler</td>
</tr>
<tr>
<td>Nikil Dutt</td>
</tr>
<tr>
<td>Debashis Dutta</td>
</tr>
<tr>
<td>Vasantha Erraguntla</td>
</tr>
<tr>
<td>Ambar A. Gadkari</td>
</tr>
<tr>
<td>Anup Gangwar</td>
</tr>
<tr>
<td>Ranjit Gharpurey</td>
</tr>
<tr>
<td>Ashish Ghosh</td>
</tr>
<tr>
<td>Dipnarayan Guha</td>
</tr>
<tr>
<td>Aarti Gupta</td>
</tr>
<tr>
<td>Pallav Gupta</td>
</tr>
<tr>
<td>Rajesh Gupta</td>
</tr>
<tr>
<td>Sumit Gupta</td>
</tr>
<tr>
<td>Andreas Hoffmann</td>
</tr>
<tr>
<td>Xianlong Hong</td>
</tr>
<tr>
<td>Ralf Huuck</td>
</tr>
</tbody>
</table>
Paolo Ienne
Tomoo Inoue
Vikram Iyengar
Ajai Jain
Sanjeev Kumar Jain
Abhijit Jas
J. Jayadeva
Anura P. Jayasumana
Niraj K. Jha
Rajiv Vasant Joshi
Seiji Kajihara
Steve Kang
Alokik Kanwal
Ravindra Karnad
Srinivas Katkooi
Atul Katoh
Sunil P. Khatri
Keunwoo Kim
Inge Koch
Peter Kollig
Deepali B. Koppad
Srinath Krishnan
Alok Kumar
Mamidala Jagadesh Kumar
Shashi Kumar
Sandip Kundu
Tadahiro Kuroda
Kanishka Lahiri
Haris Lekatsas
Peng Li
Rung-Bin Lin
Yuan Lu
Patrick H. Madden
Nihar R. Mahapatra
Hamid Mahmoudi
Subhamoy Maitra
Subhashis Majumder
Chittaranjan A. Mandal
Ioan Mandoiu
Erik Jan Marinissen
Leo Mathew
Peter Mattson
Dan Mazor
Mahesh M. Mehendale
Shashank Kantilal Mehta
Vinod Menezes
Marius Minea
Prabhat Mishra
Durga Misra
Debasis Mitra
Mandar Mitra

S. Mitra
Raj S. Mitra
Subhasish Mitra
Tulika Mitra
Chunduri Rama Mohan
Saraju P. Mohanty
Paul Louis Molitor
Rajat Moona
Anandshankar S. Mudlapur
A. Mukherjee
Nilanjan Mukherjee
Prosit Mukherjee
Tamal Mukherjee
Debdeep Mukhopadhyay
S. Mukhopadhyay
Saibal Mukhopadhaya
P. R. Mukund
Sudha N.
Krishnendu Mukhopadhyay
Nagi Naganathan
Dipankar Nagchoudhuri
Deleep R. Nair
Prasanta Kumar Nandhuri
Sukumar Nandi
Soumitra Kumar Nandy
Takashi Nanya
Sreedhar Natarajan
Venkatesh Natarajan
Zainalabedin Navabi
Nicolas Navet
Dan Nicolaescu
Pavel V. Nikitin
Saeid Nooshabadi
Adrian Nunez
Albert Nymeyer
Hidetoshi Onodera
Arjun K. Pai
Ajit Pal
N. R. Pal
Ajoy K. Palit
Preeti Ranjan Panda
Partha Pratim Pande
Rohit Pandey
Davide Pandini
Sri Parameswaran
Rubin A. Parekhji
Pankaj Pathak
Amit Patra
Kolin Paul
Bipul C. Paul
Shanthi Pavan
<table>
<thead>
<tr>
<th>Meeting Sequence</th>
<th>Place</th>
<th>Dates</th>
<th>Number of Papers</th>
<th>Number of Posters</th>
<th>Number of Tutorials</th>
<th>Proceedings Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>Madras, India</td>
<td>Dec. 26-28, 1985</td>
<td>29</td>
<td>0</td>
<td>1</td>
<td>193</td>
</tr>
<tr>
<td>Second</td>
<td>Bangalore, India</td>
<td>Dec. 15-18, 1988</td>
<td>26</td>
<td>21</td>
<td>4</td>
<td>496</td>
</tr>
<tr>
<td>Third</td>
<td>Bangalore, India</td>
<td>Jan. 6-9, 1990</td>
<td>30</td>
<td>22</td>
<td>4</td>
<td>390</td>
</tr>
<tr>
<td>Fourth</td>
<td>New Delhi, India</td>
<td>Jan. 4-8, 1991</td>
<td>45</td>
<td>16</td>
<td>9</td>
<td>315</td>
</tr>
<tr>
<td>Fifth</td>
<td>Bangalore, India</td>
<td>Jan. 4-7, 1992</td>
<td>57</td>
<td>24</td>
<td>4</td>
<td>378</td>
</tr>
<tr>
<td>Sixth</td>
<td>Bombay, India</td>
<td>Jan. 3-6, 1993</td>
<td>70</td>
<td>9</td>
<td>6</td>
<td>371</td>
</tr>
<tr>
<td>Seventh</td>
<td>Calcutta, India</td>
<td>Jan. 5-8, 1994</td>
<td>87</td>
<td>0</td>
<td>6</td>
<td>448</td>
</tr>
<tr>
<td>Eighth</td>
<td>New Delhi, India</td>
<td>Jan. 4-7, 1995</td>
<td>77</td>
<td>6</td>
<td>6</td>
<td>456</td>
</tr>
<tr>
<td>Ninth</td>
<td>Bangalore, India</td>
<td>Jan. 3-6, 1996</td>
<td>75</td>
<td>16</td>
<td>6</td>
<td>480</td>
</tr>
<tr>
<td>Tenth</td>
<td>Hyderabad, India</td>
<td>Jan. 4-7, 1997</td>
<td>84</td>
<td>18</td>
<td>6</td>
<td>608</td>
</tr>
<tr>
<td>Eleventh</td>
<td>Chennai, India</td>
<td>Jan. 4-7, 1998</td>
<td>98</td>
<td>0</td>
<td>6</td>
<td>624</td>
</tr>
<tr>
<td>Twelfth</td>
<td>Goa, India</td>
<td>Jan. 7-10, 1999</td>
<td>103</td>
<td>0</td>
<td>6</td>
<td>682</td>
</tr>
<tr>
<td>Thirteenth</td>
<td>Calcutta, India</td>
<td>Jan. 3-7, 2000</td>
<td>93</td>
<td>0</td>
<td>6</td>
<td>590</td>
</tr>
<tr>
<td>Fourteenth</td>
<td>Bangalore, India</td>
<td>Jan. 3-7, 2001</td>
<td>77</td>
<td>0</td>
<td>9</td>
<td>592</td>
</tr>
<tr>
<td>Fifteenth</td>
<td>Bangalore, India</td>
<td>Jan. 7-11, 2002</td>
<td>109</td>
<td>0</td>
<td>8</td>
<td>834</td>
</tr>
<tr>
<td>Sixteenth</td>
<td>New Delhi, India</td>
<td>Jan. 4-8, 2003</td>
<td>84</td>
<td>0</td>
<td>6</td>
<td>622</td>
</tr>
<tr>
<td>Seventeenth</td>
<td>Mumbai, India</td>
<td>Jan. 5-9, 2004</td>
<td>120</td>
<td>44</td>
<td>8</td>
<td>1132</td>
</tr>
<tr>
<td>Eighteenth</td>
<td>Kolkata, India</td>
<td>Jan. 3-7, 2005</td>
<td></td>
<td></td>
<td></td>
<td>922</td>
</tr>
</tbody>
</table>
## Workshop on Embedded Systems Design: History

<table>
<thead>
<tr>
<th>Meeting Sequence</th>
<th>Place</th>
<th>Dates</th>
<th>Number of Papers</th>
<th>Number of Speakers</th>
<th>Proceedings Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>New Delhi, India</td>
<td>Jan. 2-4, 2002</td>
<td>8</td>
<td>8</td>
<td>70</td>
</tr>
<tr>
<td>Second</td>
<td>New Delhi, India</td>
<td>Jan. 4-8, 2003</td>
<td>84</td>
<td>84</td>
<td>622</td>
</tr>
<tr>
<td>Third</td>
<td>Mumbai, India</td>
<td>Jan. 5-9, 2004</td>
<td>120</td>
<td>120</td>
<td>1132</td>
</tr>
<tr>
<td>Fourth</td>
<td>Kolkata, India</td>
<td>Jan. 3-7, 2005</td>
<td></td>
<td></td>
<td>922</td>
</tr>
</tbody>
</table>